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ABSTRACT 
A lock-in amplifier bridge has been constructed 
to measure admittance of MOS devices with large D.C. 
conductance.  Using this apparatus, capacitance and 
onduotance measurements were made on a thin oxide MOS 
device.  This data was analyzed to obtain surface state 
parameters.  The surface state density obtained from 
the capacitance data is in reasonable agreement with 
Nss found from the conductance data.  It is shown that 
extending the range of low fjhaquenoy measurements 
increases the accuracy in determining the surface state 
parameters. 
I. Introduction 
Admittance measurements on MOS capacitor* are 
frequently used to determine Interface state parameters, 
such as surface potential, Interface state densities, 
and time constants. To include the entire range of 
surface states, measurements at several different fre- 
quencies are required.  Surface state parameters are 
usually obtained by measuring the dispersion of admit- 
tance voltage curves.  On thin oxide devices, low fre- 
quency measurements are difficult to obtain, because 
tunneling currents cause the D.C. conductance to 
increase. 
The look-in amplifier bridge provides a means of 
measuring the admittance at low frequencies in the 
presence of tunneling current. This thesis describes, 
in part how a lock-in amplifier bridge is used to ob- 
tain sample measurements .on thin oxide MOS capacitors. 
It also describes the construction of the look-in amp- 
lifier bridge, whioh includes an admittance bridge, a 
low-input impedance null detector and a ramp generator. 
Addition of the ramp generator allows automatic plot- 
ting of capacitance voltage curves at low frequencies. 
Section ir presents a review of several conven- 
tional methods of admittance measurement.  Section III 
explains the lock-in amplifier bridge circuit.  Section 
IV describes its construction, operation, limits of 
accuracy, and can be used as an operating manual for 
the look-in amplifier bridge. The final portion of the 
main body of this thesis, Section V, presents sample 
measurements on a thin oxide MOS capacitor and inter- 
face state parameters obtained from these measurements. 
II.  Review of Methods of Admittance Measurements 
The most common means of measuring capacitance Is 
a commercially available admittance bridge.  In a typ- 
ical bridge, a null detector senses out-of-balanoe 
voltage and the bridge is balanced manually by varying 
capacitance (C) and conductance (G).  However, the 
bridge will not balance easily for G>u)C since the G 
null becomes very sharp. At low frequencies the sensi- 
tivity of the null detector becomes inadequate.  Using 
a Boonton 75C admittance bridge it is difficult to ob- 
tain balance at 5 kHz, when the conductance is greater 
than 10~4 mho.  No commercial bridge suitable for MOS 
measurements below 5 kHz is available. 
A second method, the lock-in amplifier technique, 
is adapted from a method described by Shewohun and 
1 *•< Waxman.  It is useful for measurements on thick oxide 
MOS capacitors at frequencies as low as 1 Hz.  The 
look-in amplifier separates an input voltage into a 
component in phase with the voltage applied to the 
sample and a component whioh is 90° out of phase.  The 
circuit used to perform the capacitance measurements is 
shown in Pig. 1. The operational amplifier oirouit 
produces an output voltage proportional to the current 
which serves as the input voltage,of the look-in ampli- 
fier. 
V,-n * "R U3 CGr +jwC) sin wfc 
Either component of the input voltage may be measured. 
Therefore, G and G are found independently.  In prac- 
tice, the phase error limits the amount of conductance 
which can be tolerated when measuring capacitance. The 
capacitance measurement becomes inaccurate for G>(0 C. 
III. The Lock-in Bridge 
Barret and Vapllle2 suggested modifying the admit- 
tance bridge to allow measurement at low frequencies 
when the conductance is large* Their modified bridge, 
shown in Fig. 2, uses a look-in amplifier as a null 
detector in a bridge.  The three resistors R are known. 
/ 
A sinusoidal signal, V~ sineo t and a variable D.C. bias 
voltage are applied tp the bridge. If G^to c then the 
imbalance signal becomes 
va(l-RGfr)  ■„ R^a^ 
ab
   ^(l■»•R&p) J 3 ■ 4 
First, the bias voltage is adjusted until G = l/R and 
the In phase oomponent of v . la zero. Then, the cap- 
acitance Cp is found from the amplitude of the quadra- 
ture component. 
There are some disadvantages to this methods the 
three resistors B must be ohanged for every value of 
bias voltage measured, and the value of B must be known 
precisely.  Since the look-in amplifier Is a high Im- 
pedance device, the stray capacitance across Its Input 
Introduces a phase error which limits the aoouraoy of 
the capacitance measurement. 
3 k An adaptation of this bridge, by Greve, •  Is 
shown In Fig. 3. The detector D Is a current sensitive 
preamplifier connected to a look-in amplifier.  If B^»B 
the left side of the bridge approximates an ideal volt- 
age source and the detector current becomes 
i   - (j~ - G-) Vo £>m wt + co C Vg Cos tut 
£ Is adjusted to bring the in phase oomponent of the 
current to zero, and the amplitude of the quadrature 
component yields the capacitance. Using a feedback 
circuit, E may be adjusted automatically.  Because the 
current 1^ li measured Instead of the voltage vaD, it 
is not necessary to know the value of B.  In addition, 
this method permits capacitance measurements even when 
the conductance becomes small. This is not true of the 
bridge described by Barret and Vapille. 
IV. The Measuring Circuit 
The capacitance measurement circuit is shown iri 
Fig. if. The sine wave reference signal to the look-in 
amplifier is obtained from a tfavetek Model 180 function 
generator.  The peak amplitude of the reference signal 
is 1 volt.  The signal is applied to the bridge through 
an optioal isolator which is driven by the signal gen- 
erator. The circuit of the optioal isolator is shown 
in Fig. 5* The opto-isolator permits different grounds 
on each side of the circuit while still preserving 
phase information.  The a.c. output impedance of the 
emitter follower is less than 1 ohm. 
A. Bias Supply 
Fig. 6 shows the circuit of a slow ramp generator 
constructed for bias supply. The ramp is generated by 
applying a D.C. voltage to a slow integrator; its de- 
sign and construction are discussed in Appendix A. By 
using a voltage divider to vary the input voltage e^ of 
the integrator, the ramp rate oan be adjusted.  Switch- 
es S5  and S3 adjust the coarse ramp rate for the up and 
down ramps respectively. Fine adjustments are made 
with the ten turn 100K potentiometers HI and B2 for up 
and down, rates independently. A2 and A3 are compar- 
ators with ten-turn IK potentiometers B3 and R*t to set 
upper-tand lower limits, which are variable from 0 to 
- 10 volts.  Belaya A and B at the output of the comp- 
arator* are normally energized.  When the up ramp limit 
is reaohed relay B is de-energized, its oontaot at the 
/*  input of the integrator Al opens, and the ramp stops. 
Belay A performs the same fuotion for the down ramp 
limit.  Switch So removes the voltage to permit holding 
the ramp at any time, while switch SI energizes the 
mercury-wetted oontaot relay Z. This shorts the feed- 
back capacitor of the integrator, resetting the output 
eQ to zero volts. 
The ramp rate is variable for 0.5 mV/seo. to 
1 V/sec.  The linearity of this ramp was measured, and 
the mean square deviation from the best straight line 
is 0.01>b. 
B. Current Sensitive Preamplifier 
The circuit used for current detection is shown in 
Fig. 7. Three ranges of sensitivity are available! 
10~\ 10"^, and 10"° A/V.  Details of design consider- 
ations are described in Appendix B. 
C. Variable Resistor 
The variable resistor B, in Fig. **-, consists of 
two cadmium sulfide photocells in series with a dark 
resistance of approximately 100 megohms. This resist- 
ance is changed by varying the current through two 
LED's whioh shine on the photocells. The amplified 
ln-phase output of the look-in amplifier drives the 
LED's. The output of the amplifier is damped at the 
turn-on voltage of the LED's to eliminate discontinu- 
ities in the C-V ourve when the conductance rises. As 
the conductance of the sample increases the LED's begin 
to emit light, the resistance decreases and the bridge 
balances. The conductance is obtained by measuring the 
voltage aoross a resistor in series with the LED's, 
The dependence of the conductance on this voltage must 
be measured and depends on the ourrent detector and the 
look-in amplifier sensitivity settings.  Sample cali- 
bration G-V curves are shown in Pig. 8.  Pig. 9 shows 
the variable resistor circuit. 
D. Circuit Operation 
All of the circuits described above are mounted in 
a rack panel.  Fig. 10 shows the panel arrangement. 
When measuring capacitance the balanoe terminal is 
connected to the quadrature output of the look-in amp- 
lifier. The output of the signal generator is applied 
to the bridge signal connection as well as to the re- 
ference input of the look-in amplifier. The output of 
the ramp generator is oonnected to the bias input of 
the bridge. The MOS device to be measured is connected 
aoross the sample input with one side also oonnected to 
the preamplifier input. The preamplifier output is 
8 
the input of the look-in amplifier. The ln-phase out- 
put of the look-in amplifier goes to the y-lnput of a 
ohart recorder. 
A Princeton Applied Besearch model 129A two phase 
lock-in amplifier, makes available outputs proportional 
to both the ln-phase and out-of-phase components of the 
input voltage. The bridge is calibrated by inserting 
a known value of oapaoitanoe and adjusting the phase of 
the look-in amplifier so that the quadrature oomponent 
equals zero. For feedback stability a 300 second time 
constant is ohosen for the lock-in low pass filter; the 
D.C. prefliter is in off position. The ohart recorder 
should be adjusted to read full scale at the known 
value of capacitance and zero when the capacitor is 
removed. The ramp voltage is connected to the z-input 
of the ohart recorder, and the J40S device to be meas- 
ured is connected to the bridge.  The bias voltage 
ramps from depletion to accumulation at a rate ranging 
from 0.5 mV/sec. to 2 mV/seo. and the ohart reoorder 
plots the C-V curves automatically. 
E.  Accuracy 
To test the accuracy of the bridge, parallel re- 
sistor-capacitor (H-C) combinations were measured at 
5 kHz on both a conventional bridge and the look-in 
amplifier bridge.  Resistors in parallel with their 
own stray capacitance* comprised these H-C combinations 
and had conductances up to 5»^ x 10" • Table 1 pre- 
sents data taken for this test.  In all oases the cap- 
acitances measured agreed within * 0.18 pf, a figure 
well within the expected limits of acouraoy of the LIA. 
The following section compares measurements on thin 
oxide MOS devices obtained using the look-in amplifier 
bridge with those obtained using the method of Shewchun 
and Waxman. 
V.  Measurements 
A. Samples 
Two MOS thin oxide capacitors of 127K diameter 
were measured. #24-5 was grown on 5-10-rt--cm n-type 
silicon, #38? on l-2fl-cm <100> silicon. Both samples 
had a 60 minute initial oxidation at 1069°C in wet 
oxygen whioh was later removed, and a 3 minute final 
oxidation in 89^°C dry oxygen with chromium metalli- 
zation. The samples, made by Grove, were mounted in 
TO-5 headers. 
B. Comparison of Lock-in Amplifier Bridge and Method 
of Shewchun and Waxman 
C-V measurements were made on both samples for a 
range of frequencies from 100 Hz to 5 kHz, using both 
the look-in amplifier bridge method and the method of 
-v 10 
Shewohun and Waxman. Table 2 presents a comparison of 
theso measurement■ at 5 kHz with those made on a 
Boonton 75C admittance bridge. Both methods are accu- 
rate in reverse bias*  In this region the acouraoy is 
limited by Jig oapaoltanoe, non-linearity in the look- 
in amplifier near zero, and acouraoy of the ohart re- 
corder calibration. 
In forward bias, however, the 5 kHz look-in ampli- 
fier bridge measurement compares favorably with the 
Boonton bridge measurement, becoming 40 times more 
accurate than the method of Shewohun and Waxman. This 
is the region where the D.C. conductance increases and 
G/aaC>l. At low frequencies it is impossible to meas- 
ure the oapaoltanoe in forward bias using Shewohun and 
Waxman's method. Table-3.presents data taken at a 
frequency of 100 Hz, while conductance data for the two 
samples is presented in Fig. 11 and 12.  With the look- 
in amplifier bridge, oapaoltanoe measurements can be 
made for G/OJ c = 4'00; the method of Shewohun and Waxman 
cannot be used for G/w C>1. This Is an Important ad- 
vantage when using C-V methods to determine interface 
state parameters, since a wide range of frequencies is 
necessary. 
For G/o)c >100 the balanoe rate of the bridge be- 
comes larger than the ramp rate, thus for large forward 
11 
bias it la necessary to alowly change the biaa voltage 
and allow the bridge to balance.  Ualng thia method 
data may be obtained up to G/oJC =* 400. 
C.  Interface State Parameters 
Admittance data taken over a wide range of fre- 
quenoiea was used to determine the surface potential, 
interface state density and time constant for device 
#387. The C-V curves for four of these frequencies are 
plotted in Fig. 13.  The 1 MHz curve is taken to be the 
high frequency curve since there is very little disper- 
sion above thia frequency; the 100 Hz curve to be the 
low frequency curve since the capacitance as a funotion 
of frequency reached its final value at 100 Hz as shown 
in Pig. l*f.  Fig. 15 gives a plot of l/C2 in the deple- 
tion region. The doping is found from the slope of 
this line to be ND = 8.6 x lO1^ cm"-*. 
Using Berglund's method-* the surface potential 
within an additive constant is given by 
Where"V is surface potential,A an additive constant, 
Cox the oxide capacitance and V the applied voltage. a 
This equation is valid only when the measurement fre- 
quency is low enough that all the surface states can 
follow the applied a.c. signal. This was shown to be 
true of the 100 Hz capacitance measurement. There are 
12 
several methods which can be used to determine the ad- 
ditive constant; two will be compared here.  Fig* 17(a) 
shows the equivalent circuit of an MOS capacitor in 
depletion where Coz is the oxide capacitance, CQ  is the 
depletion layer capacitance, Cg the interface state 
capacitance and Bg the majority carrier capture resist- 
ance.  Following Goetzberger , the depletion capaci- 
tance is to a good approximation 
From Fig. 17(o), the high frequency equivalent circuit 
yields 
V     <*  ^HP     J 
and therefore - - 
/Co,  A3-  A(C,/A) (V++A-  JjQ fe"0 "lp5" V 
Now plotting (g^ ~ I )   as a function of (?rs  ~ "o" / 
yields a straight line in the depletion region with an 
intercept of A. This line is shown in Fig. 16. The 
second method uses the measured conductance of the de- 
vice. Fig. 17(b) shows the equivalent circuit of an 
MOS capacitor rewritten as a parallel combination of 
Cp(tO) and Gp(cJ) in series with GQX.?    Then 
D       ~f v  ' w -'max. cD- cp-2(<Vw), 
C and G /a> are determined from measured values by 
subtracting the value of C  from the measured 
ox 
13 
admittance shown in Fig. 17(b). 
c . C«K 1G£«c/(£ )L<oaC,n(Co,-CtJ -GSJ 
and 
-2 CD  is plotted and the intercept givesA• The Gp/co 
curves are shown in Fig. 16.  Both methods give nearly 
the same value of A. as shown. "V7" as a function of bias 
0 
is plotted in Fig. 19. 
The interface state density oan also be calculated 
from the dispersion of the capacitance curves over a , 
wide frequency range.°" The Interface state density 
N  is related to the interface state capacitance Cu 
by
 <lNB8 = Cs/A» "here A is' the area of the capacitor. 
With the equivalent circuits of Fig. 17 Nss becomes 
Using the high and low frequency measured capacitances 
(Cjjp and CLP) NM is calculated and plotted in Fig. 20 
as a function of band gap energy. The shape and magni- 
tude of the Mas ourve compares favorably with surface 
state distributions found by other workers.°»7»8»9 
The HaB  distribution peaks near the conduction band and 
decreases toward midgap and the conduction band edge. 
The peak value of Uae  is 6.1 x 1011 cm"2 eV"1. 
Sources of error arise from uncertainties in the mea- 
sured capacitance, oxide oapaoitance and oholoe of high 
and low frequencies. 
For comparison, Nas was also calculated using the 
conductance method.'  The single state model is used 
since it gives the best agreement with the oapaoltanoe 
Q 
data.  It is also the model used by Kar.  In this 
model        2.  ( Gv>\ 
The results are plotted in Fig. 20.  At mldgap the N8B 
curves by the two methods fit very well.  Near the Nss 
peak the Gp/ou model gives a lower value for NB1. This 
is in part due to the lack of sensitivity of the look- 
in amplifier as well as uncertainties in the valuescof 
oapaoitance used to calculate G . The surface state 
time constants may also be calculated from this model 
where T><tj •  A plot of time constants is shown in 
Fig. 21. The capture cross section can now be deter- 
mined from . 
<K-  '/Cv^t^rCiVicr)] 
The majority carrier capture cross section was calcu- 
lated and is equal to 1.9 i 10"** cm • 
15 
VI.  Conclusion 8 
A look-in amplifier bridge circuit has been con- 
structed to measure low frequency admittance of MOS 
tunnel diodes. Using a ramp generator and chart re- 
corder automatic plotting of results is now possible. 
The LIA bridge method was shown to. extend the frequency 
and bias range of admittance measurements to values of 
G/cxj C = JfOO. This is two orders of magnitude greater 
than the conductance tolerated by conventional methods 
of measuring admittance. 
Using the LIA bridge circuit, capacitance and con- 
ductance measurements were made on a thin oxide MOS 
device. This admittance data was analyzed to obtain 
surface state parameters. The energy distribution of 
surface states agreed with those found by other workers. 
The peak value of Haa  found by the capacitance method 
is 6 x 1011 cm""2eV~ . This is in reasonable agreement 
with the Ng8 curve obtained by the conductance method. 
The majority carrier capture cross section is 
-15 2 1*9 x 10  cm •  It was shown that extending the range 
of low frequenoy measurements increases the accuracy in 
determining surface state parameters. 
The lock-in amplifier bridge method has been shown 
to be useful in obtaining surface state parameters of 
MOS tunnel diodes. The apparatus described here will 
16 
be used to further study HOS devices. This thesis may 
also be considered an instruction and application 
manual for the automatic look-in amplifier bridge. 
17 
Appendix At  Slow Integrator Design Considerations 
A simple integrator circuit is shown in Pig. 22. 
Assinning the op amp to be ideal, all the current flow- 
ing through the input resistor, e /B aust flow through 
the capacitor.  Therefore 
- r  ^2.° - £L 
and thus ^ 
c . -i- f r dt 
The time constant of the integrator is "C = EC. This is 
the time required for the output to ohange by an amount 
equal to the average value of the input. 
-Ae0= (AVkc) e, 
The most important defects in real op amp integra- 
tors are input offset voltage, bias current, and leak- 
age current through the feedback capacitor whioh can 
cause non-linearity in the Integration. These effects 
are modelled in the equivalent circuit shown in Pig. 23. 
B- is the leakage resistance of the capacitor, IQ the 
bias current and eQS the offset voltage.  Considering 
first, the effect of the leakage resistance R., the 
circuit equation must be rewritten 
d_e+J-e=-!-C dt «  R.C °   RC  ' 
'I 
and 
~± 
e0= e   
/R
'
C
 gcJe,ct/,JicJt 
18 
In order to have a true Integrator t« R C. However, 
for this slow Integrator t Is typically 10 minutes, 
n 
C =l<fof therefore R*  must be greater than 6 x 10X1.. 
To select a oapaoitor for use in the integrator several 
different 10M f oapacitors were measured for leakage 
resistance.  Practical capaoitors have a leakage con- 
ductance directly proportional to capacitance. Measur- 
ed R, for the oapaoitor used in the ramp generator was 
12 greater than 10  ohms. 
Secondly, consider the effects of input bias cur- 
rent and input offset voltage. The input bias ourrent 
* is the minimum current required for the base currents 
of the transistors in the input stage of the amplifier. 
The offset voltage is e /A when the input is shorted, 
where A is the gain of the op amp.  It is a function of 
ambient temperature, power level, and supply voltage, 
and may drift with temperature or time.  Taking these 
factors into consideration the output voltage becomes 
The effect of e  , L, and any other leakage ourrent at 
the input terminal is to cause the output to drift when 
e. = 0. The offset voltage also introduces an addi- 
tional error when e.. is applied to the input. 
In an attempt to minimize these errors an Analog 
Devices 515 op amp was employed.  The AD 515 has a 
19 
maximum input bias current of 300 fA, a maximum input 
offset voltage of 3 mV (typioally 0.4 mV) with a temp- 
erature drift of 50 MV/°C. A time constant of ten sec- 
onds was ohosen for the integrator to enable the use 
of convenient voltages at the input (0.1V, IV, 10V), 
In order to minimize leakage currents at the input of 
the op amp the input leads were made as short as pos- 
sible, a teflon standoff used as an insulator, and the 
circuit board containing the integrator was mounted on 
standoffs on the ramp control circuit board. The cir- 
cuit board and circuit elements were washed thoroughly 
in high purity methanol and rinsed in deionized water. 
The calculated drift rate for the integrator is 
(neglecting K^) 0.04 mV/seo to 0.30 mV/seo depending 
o*1 e«o»  The measured drift rate is 0.08 mV/seo. OS 
20 
Appendix Bi  Current Sensitive Detector 
A current-to-voltage oonverter using an ideal op 
amp is illustrated in Fig. 24.  In this circuit, the 
output voltage is proportional to the input current; 
e = -IB. The input impedance is R, J& H/A where A 
o    l in 
is the open loop gain of the op amp.  Sinoe A is very 
large the input resistance is small and the input ter- 
minal is at virtual ground. The effect of a non-ideal 
op amp in this circuit is considered below. 
First, the open loop gain of an op amp is fre- 
quency dependent.        A 
Where f is frequency, f is the cut-off frequency and 
o 
AQ is the D.C. open loop gain of the amplifier.  A(f) 
decreases at high frequency so the input impedenoe 
increases and the proportionality constant relating 
current to voltage changes. 
Another factor which effects the frequenoy char- 
acteristics of thia circuit is the stray oapaoitanoe at 
the input. A simplified schematic of the current-sen- 
sitive preamplifier is shown in Fig. 25.  C2 represents 
the stray capacitance at the input.  For stable circuit 
operation the feedback loop must not contribute signif- 
icant phase shift. However, the stray oapaoitanoe at 
the input introduces a phase shift which with large 
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feedback resistors (megohms) oan oause Instability. 
Adding a small capacitor, Cj, in parallel with the 
feedback resistor H compensates for this. The Input 
shunt capacitance also acts to convert noise generated 
in the amplifier to noise voltage at the output. For 
this reason it is important to minimize shunt capaci- 
tance at the input, as well as amplifier noise. Fig. 7 
shows the final circuit design used. The ADU-2J op amp 
used was selected for its low input bias current (350 
fA max.), high input impedance, and low voltage drift 
(15 V/°G). It has extremely low input noise current 
(0.005 pA p-p at 10 Hz) and AQ = 106 with 10 kilload. 
The input impedance as a function of frequency was 
measured using the arrangement shown in Fig. 26, where 
the input impedance Is Zin = vaHj/Vj. Measured input 
impedance as a function of frequency is shown in Fig. 
Fig. 2?. In addition the transoonduotance as a func- 
tion of frequency was calculated from gm = VJ/VQBJ. 
These results are plotted in Fig. 28. 
■ta 
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£(mhos) 
TABLE 1 
5 kHz Capacitance Measurements 
Ldge 
4.54 x 10-8 #35 
9.^0 x 10~° .38 
1.95 x 10"£ .82 
5.15 x 10"; .82 
8.06 x 10"X A5 
9.60 x 10**/ .73 
1.17 x 10"? .45 
2.03 x 10"? .52 
2.86 x io"? .35 
".53 x 10-g .46 
.48 x 10"° .65 
5.^0 x IO-0 .91 
I 
£(pf) 
Boonton Bridge £C£fiT 
\l\ + .01 +.03 
.82 0 
.88 +.06 
•50 +.05 
.85 +.12 
.52 +.07 
.50 -.02 
\ll +.18 0 
.65 0 
.89 -.02 
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TABLE 2 
Comparison of Three Types of Capaoitanoe Measurements 
at 5kHz 
vbias  Boonton   LIA   Error Shewohun 
Sc   WftTmAn 
o*p?V 2Mpf      E'Pf    ~3-5 ^6-5pf +21.0 0.25 29.6 28.6 -1.0 40.0 +10.4 0.20 
0.15 22.5 22.3 -0.2 22  6 -SB 
0-10 19.5 19.2 -0.3 18.6 
0.05 16.2 15.8 -0.4 15 7 
0-00 12.9 12.6 -0.3 13.1 
-S-?5 I0;3 i0!1 -o.| i?:i        +5:5 
-0.10 
-2-15 ?-S 8.0 -0.2 8.2 
-0.20 
0.00 
-0.10 
-0.20 
-0.30 
t  
 r
talflffs k£ldg£ 
Device #38 
35.5 f 32.0pf 
-3.5 .  
 
25.6 25.3 -0.3 .  
 .  .  
 
- .  
10.3 10.1 -0.2 
8.4 8.7 +0.3 8.2 .  .  
7.8 7.8 0 
7.5 7.5 0 
7.3 7.3 0 
Device #245 
68.9 71.5 +2.6 50.6 51.5 -0.9 
38.7 39.7 +1.0 29.4 29.3 +0.1 
23.3 23.5 +0.2 
19.5 19.4 -0.1 
16.8 16.8 0 
14.5 14.2 -0.3 
11.6 11.5 -0.1 8.4 8.4 0 
5.0 5.8 +0.8 
3.8 3.7 -0.1 
3.2 2.7 -0.4 
2-25       }?•§      .            18.8 
-2-?5      *M      lZ*-2     -0.3      14.2 
^ 
25 
Error 
0.0 10.4 
27.8 +2.2 
-0.9 
-0.5 
13.1 +0.2 
9.5 .   +1.1 
0 
8.0 +0.2 
-0.30        7.3 0 
vjyj uo y <i-*0 Z.O 63.0 -«i   Q 
0.25 . . 49 2 :?•2 0.20 °° " ~~ - -             - 1* 
0.15 
0.10 . ." 2215 
36.8 -1.9 
27.8 -1.6 
-0.9 
-0.7 
16.4 -0.4 
11.6 0 -0.3 
-0.15 . 8.5 +5.1 
5»S +0.8 
-2-55      3-5        hi      -0.1      «.* +5.6 
3.8 +0.6 
TABLE 3 
100 Hz Capacitance Measurements 
v.blas 
#387 
*< IP*/ 
#245 
She wc nun LIA Shewcnun LIA 
&  Waxman bridge &  Waxman bridge 
0.30 _ 4l.4 .. 60.0 
0.25 - 30.0 - 51.0 
0.20 — 26.5 - 39.7 
0.15 - 24.1 - 29.3 
0.10 - 21.3 - 23.8 
0.05 - 19.5 • 20.3 
0.00 16.0 17.7 19.3 18.0 
-0.05 14.9 15.5 18.0 16.2 
-0.10 12.5 12.7 16.0 14.8 
-0.15 10.2 9.7 15.2 13.2 
-0.20 8.5 8.2 13.6 9.7 
-0.25 7.5 7.5 10.9 5.6 
-0.30 7.3 7.3 8.2 3.3 
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